

## **What is claimed is:**

**[Claim 1]** 1. A method for pre-fetching data from a memory, comprising the steps of:

initializing a counter value;

pre-fetching a predetermined data from the memory and subtracting a first value from the counter value when a pre-fetching is activated;

adding a second value to the counter value when a cache hit occurs;

comparing the counter value with a first threshold value; and

when the counter value is smaller than the first threshold value, stopping pre-fetching data from the memory.

**[Claim 2]**

2. The method of claim 1, wherein when the pre-fetching is stopped, the counter value is blocked from being decreased by the first value.

**[Claim 3]** 3. The method of claim 2, wherein when the pre-fetching is stopped and the cache hit occurs, the second value is added to the counter value.

**[Claim 4]** 4. The method of claim 3, wherein when the pre-fetching is stopped and the counter value is larger than a second threshold value, pre-fetching data from the memory is restarted.

**[Claim 5]** 5. The method of claim 4, wherein the second threshold value is larger than the first threshold value.

**[Claim 6]** 6. The method of claim 1, wherein the second value is an integer multiple of the first value.

**[Claim 7]** 7. A method for pre-fetching data from a memory, comprising the steps of:

initializing a counter value;

pre-fetching a predetermined data from the memory and adding a first value to the counter value when a pre-fetching is activated;

subtracting a second value from the counter value when a cache hit occurs;

comparing the counter value with a first threshold value; and

when the counter value is larger than the first threshold value, stopping pre-fetching data from the memory.

**[Claim 8]** 8. The method of claim 7, wherein when the pre-fetching is stopped, the counter value is blocked from being increased by the first value.

**[Claim 9]** 9. The method of claim 8, wherein when the pre-fetching is stopped and the cache hit occurs, the counter value is decreased by the second value.

**[Claim 10]** 10. The method of claim 9, wherein when the pre-fetching is stopped and the counter value is smaller than a second threshold value, pre-fetching data from the memory is restarted.

**[Claim 11]** 11. The method of claim 10, wherein the second threshold value is smaller than the first threshold value.

**[Claim 12]** 12. The method of claim 7, wherein the second value is an integer multiple of the first value.

**[Claim 13]** 13. A pre-fetch controller for pre-fetching data from a memory for a logic operation unit, the pre-fetching controller comprising:

a register for storing a counter value; and  
a controller electrically connected to the register for changing the counter value when a pre-fetching is activated or when a cache hit occurs.

**[Claim 14]**

14. The pre-fetch controller of claim 13, wherein the controller further comprises an operating unit for predicting a predetermined data required by the logic operation unit and pre-fetching the predetermined data from the memory when the pre-fetching is activated.

**[Claim 15]** 15. The pre-fetch controller of claim 13, wherein the controller further comprises an output unit for decreasing the counter value by a first value when the pre-fetching is activated.

**[Claim 16]** 16. The pre-fetch controller of claim 15, wherein the controller further comprises a detecting unit for adding a second value to the counter value when the cache hit occurs.

**[Claim 17]** 17. The pre-fetch controller of claim 16, wherein the second value is an integer multiple of the first value.

**[Claim 18]** 18. The pre-fetch controller of claim 15, wherein the pre-fetch controller further comprises a comparing module electrically connected between the register and the controller for stopping pre-fetching data from the memory when the counter value becomes smaller than a first threshold value and for restarting pre-fetching data from the memory when the counter value becomes larger than a second threshold value after the pre-fetching is stopped.

**[Claim 19]** 19. The pre-fetch controller of claim 18, wherein the counter value is blocked from being decreased by the first value when the pre-fetching

is stopped, and the second value is added to the counter value when the pre-fetching is stopped and the cache hit occurs.

**[Claim 20]** 20. The pre-fetch controller of claim 18, wherein the second threshold value is larger than the first threshold value.

**[Claim 21]** 21. The pre-fetch controller of claim 13, wherein the controller further comprises an output unit for adding a third value to the counter value when the pre-fetching is activated.

**[Claim 22]** 22. The pre-fetch controller of claim 21, wherein the controller further comprises a detecting unit for subtracting a fourth value from the counter value when the cache hit occurs.

**[Claim 23]** 23. The pre-fetch controller of claim 22, wherein the fourth value is an integer multiple of the third value.

**[Claim 24]** 24. The pre-fetch controller of claim 22, wherein the pre-fetch controller further comprises a comparing module electrically connected between the register and the controller for stopping pre-fetching data from the memory when the counter value becomes larger than a third threshold value and for restarting pre-fetching data from the memory when the counter value becomes smaller than a fourth threshold value after the pre-fetching is stopped.

**[Claim 25]** 25. The pre-fetch controller of claim 24, wherein the third value is blocked from being added to the counter value when the pre-fetching is stopped, and the fourth value is subtracted from the counter value when the pre-fetching is stopped and the cache hit occurs.

**[Claim 26]** 26. The pre-fetch controller of claim 22, wherein the fourth threshold value is smaller than the third threshold value.

**[Claim 27]** 27. The pre-fetch controller of claim 13, wherein the pre-fetch controller further comprises a subtractor electrically connected to the register for changing the counter value.

**[Claim 28]** 28. The pre-fetch controller of claim 13, wherein the pre-fetch controller further comprises an adder electrically connected to the register for changing the counter value.

**[Claim 29]** 29. A data processing device for pre-fetching data from a memory and providing data to a logic operation unit, the data processing device comprising:

- a first memory for storing prediction data;
- a second memory for storing data and providing the logic operation unit with data;
- a memory controller electrically connected to the second memory for pre-fetching data from the second memory to the first memory; and
- a pre-fetch controller, electrically connected between the second memory and the memory controller, for predicting a data required by the logic operating unit and controlling the memory controller to pre-fetch the data from the second memory, wherein the pre-fetch controller has a counter value, compares the counter value with a first threshold value to determine whether to stop a pre-fetching for data in the second memory, and compares the counter value with a second threshold value to determine whether to restart pre-fetching data from the second memory after the pre-fetching is stopped .

**[Claim 30]** 30. The data processing device of claim 29, wherein the pre-fetching controller comprises:

a register for storing the counter value; and

a comparing module electrically connected to the register for comparing the counter value with a first threshold value and a second threshold value.

**[Claim 31]**

31. The data processing device of claim 30, wherein the pre-fetching controller further comprises a controller electrically connected to the comparing module for changing the counter value when the pre-fetching is activated and the cache hit occurs.

**[Claim 32]** 32. The data processing device of claim 31, wherein the controller comprises:

an operating unit for predicting the data required by the logic operating unit and controlling the memory controller to fetch the data from the second memory;

an output unit for sending a first command when the pre-fetching is activated; and

a detecting unit for sending a second command when the cache hit occurs.

**[Claim 33]** 33. The data processing device of claim 32, wherein the counter value is decreased by a first value when the pre-fetching is performed, and the counter value is increased by a second value when the cache hit occurs.

**[Claim 34]** 34. The data processing device of claim 33, wherein the second value is an integer multiple of the first value.

**[Claim 35]** 35. The data processing device of claim 34, wherein the pre-fetching is stopped when the counter value becomes smaller than the first

threshold value, and the pre-fetching is restarted when the counter value becomes larger than the second threshold value.

[Claim 36] 36. The data processing device of claim 35, wherein the second threshold value is larger than the first threshold value.

[Claim 37] 37. The data processing device of claim 32, wherein a third value is added to the counter value when the pre-fetching is activated, and a fourth value is subtracted from the counter value when the cache hit occurs.

[Claim 38] 38. The data processing device of claim 37, wherein the fourth value is an integer multiple of the third value.

[Claim 39] 39. The data processing device of claim 37, wherein pre-fetching data from the second memory is stopped when the counter value becomes larger than the third threshold value, and pre-fetching data from the second memory is restarted when the counter value becomes smaller than the fourth threshold value.

[Claim 40] 40. The data processing device of claim 39, wherein the fourth threshold value is smaller than the third threshold value.

[Claim 41] 41. The data processing device of claim 30, wherein the data processing device further comprises an adder electrically connected to the register for increasing the counter value.

[Claim 42] 42. The data processing device of claim 30, wherein the data processing device further comprises a subtractor electrically connected to the register for decreasing the counter value by a first value or a second value.